

TC654/TC655

Dual SMBusTM PWM Fan Speed Controllers With Fan Fault Detection


Features

- Temperature Proportional Fan Speed for Reduced Acoustic Noise and Longer Fan Life
- FanSense™ Protects against Fan Failure and Eliminates the Need for 3-wire Fans
- Over Temperature Detection (TC655)
- Efficient PWM Fan Drive
- Provides RPM Data
- 2-Wire SMBus™-Compatible Interface
- · Supports Any Fan Voltage
- Software Controlled Shutdown Mode for "Green" Systems
- Supports Low Cost NTC/PTC Thermistors
- Space Saving 10-Pin MSOP Package
- Temperature Range: -40°C to +85°C

Applications

- · Personal Computers & Servers
- · LCD Projectors
- Datacom & Telecom Equipment
- · Fan Trays
- File Servers
- Workstations
- · General Purpose Fan Speed Control

Package Type



Description

The TC654 and TC655 are PWM mode fan speed controllers with FanSense technology for use with brushless DC fans. These devices implement temperature proportional fan speed control which lowers acoustic fan noise and increases fan life. The voltage at V_{IN} (Pin 1) represents temperature and is typically provided by an external thermistor or voltage output temperature sensor. The PWM output (V_{OUT}) is adjusted between 30% and 100%, based on the voltage at V_{IN}. The PWM duty cycle can also be programmed via SMBus to allow fan speed control without the need for an external thermistor. If V_{IN} is not connected, the TC654/TC655 will start driving the fan at a default duty cycle of 39.33%. See Section 4.3, "Fan Startup", for more details.

In normal fan operation, pulse trains are present at SENSE1 (Pin 8) and SENSE2 (Pin 7). The TC654/ TC655 use these pulses to calculate the fan revolutions per minute (RPM). The fan RPM data is used to detect a worn out, stalled, open or unconnected fan. An RPM level below the user-programmable threshold causes the TC654/TC655 to assert a logic low alert signal (FAULT). The default threshold value is 500 RPM. Also, if this condition occurs, F1F (bit 0<0>) or F2F (bit 1<0>) in the Status Register will also be set to a '1'.


An over-temperature condition is indicated when the voltage at V_{IN} exceeds 2.6 V (typical). The TC654/ TC655 devices indicate this by setting OTF(bit 5<X>) in the Status Register to a '1'. The TC655 device also pulls the FAULT line low during an over-temperature condition.

The TC654/TC655 devices are available in a 10-Pin MSOP package and consume 150 μ A during operation. The devices can also enter a low-power shutdown mode (5 μ A, typ.) by setting the appropriate bit in the Configuration Register. The operating temperature range for these devices is -40°C to +85°C.

SMBus is a trademark of Intel Corporation.

TC654/TC655

Functional Block Diagram



1.0 ELECTRICAL CHARACTERISTICS

Absolute Maximum Ratings *

V _{DD}	6.5 V
Input Voltages	0.3 V to (V _{DD} + 0.3 V)
Output Voltages	0.3 V to (V _{DD} + 0.3 V)
Storage temperature	65°C to +150°C
Ambient temp. with power applied	40°C to +125°C
Maximum Junction Temperature, T_J .	150°C
ESD protection on all pins	≥4 kV

*Notice: Stresses above those listed under "Maximum ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

PIN FUNCTION TABLE

Name	Function
V _{IN}	Analog Input
C _F	Analog Output
SCLK	Serial Clock Input
SDA	Serial Data In/Out (Open Drain)
GND	Ground
FAULT	Digital (Open Drain) Output
SENSE2	Analog Input
SENSE1	Analog Input
V _{OUT}	Digital Output
V _{DD}	Power Supply Input

ELECTRICAL S	PECIFICATIONS
--------------	---------------

Parameters	Sym	Min	Тур	Мах	Units	Conditions
Supply Voltage	V _{DD}	3.0	_	5.5	V	
Operating Supply Current	I _{DD}		150	300	μA	Pins 7, 8, 9 Open
Shutdown Mode Supply Current	I _{DDSHDN}	_	5	10	μA	Pins 7, 8, 9 Open
V _{OUT} PWM Output						•
V _{OUT} Rise Time	t _R	_	_	50	µsec	I _{OH} = 5 mA, Note 1
V _{OUT} Fall Time	t _F	_	—	50	µsec	I _{OL} = 1 mA, Note 1
Sink Current at V _{OUT} Output	I _{OL}	1.0	_	_	mA	V_{OL} = 10% of V_{DD}
Source Current at V _{OUT} Output	I _{OH}	5.0	—	—	mA	V_{OH} = 80% of V_{DD}
PWM Frequency	F	26	30	34	Hz	C _F = 1 μF
V _{IN} Input						
V _{IN} Input Voltage for 100% PWM duty-cycle	V _{C(MAX)}	2.45	2.6	2.75	V	
V _{C(MAX)} - V _{C(MIN)}	V _{CRANGE}	1.25	1.4	1.55	V	
V _{IN} Input Resistance		_	10M	_	Ω	V _{DD} = 5.0 V
V _{IN} Input Leakage Current	I _{IN}	-1.0	—	+1.0	μA	
SENSE Input						•
SENSE Input Threshold Voltage with Respect to GND	V _{THSENSE}	80	100	120	mV	
FAULT Output						•
FAULT Output LOW Voltage	V _{OL}	_	_	0.3	V	I _{OL} = 2.5 mA
FAULT Output Response Time	t _{FAULT}	_	2.4	_	sec	
Fan RPM-to-Digital Output	I		-			
Fan RPM ERROR		-15		+15	%	RPM > 1600

Note 1: Not production tested, ensured by design, tested during characterization.

2: For 5.0 V > V_{DD} \leq 5.5 V, the limit for V_{IH} = 2.2 V.

ELECTRICAL SPECIFICATIONS (CONTINUED)

Electrical Characteristics: Unless o -40° C $<$ T _A $< +85^{\circ}$ C.	therwise noted	l, all limits	are specif	fied for V _{DD}	= 3.0 V	to 5.5 V,
Parameters	Sym	Min	Тур	Мах	Units	Conditions
2-Wire Serial Bus Interface		I	I			
Logic Input High	V _{IH}	2.1	—	—	V	Note 2
Logic Input Low	V _{IL}	—	—	0.8	V	
Logic Output Low	V _{OL}	—	—	0.4	V	I _{OL} = 3 mA
Input Capacitance SDA, SCLK	C _{IN}	_	10	15	pF	Note 1
I/O Leakage Current	I _{LEAK}	-1.0	_	+1.0	μA	
SDA Output Low Current	I _{OLSDA}	6	_		mA	V _{OL} = 0.6 V

Note 1: Not production tested, ensured by design, tested during characterization.

2: For 5.0 V > $V_{DD} \le 5.5$ V, the limit for V_{IH} = 2.2 V.

TEMPERATURE SPECIFICATIONS

Electrical Characteristics: Unless other	erwise noted,	all param	eters app	oly at V _{DD}	= 3.0 V to 5	5.5 V
Parameters	Symbol	Min	Тур	Мах	Units	Conditions
Temperature Ranges						
Specified Temperature Range	T _A	-40	_	+85	°C	
Operating Temperature Range	T _A	-40	_	+125	°C	
Storage Temperature Range	T _A	-65	_	+150	°C	
Thermal Package Resistances			•		•	
Thermal Resistance, 10 Pin MSOP	θ_{JA}	_	113		°C/W	

TIMING SPECIFICATIONS

Electrical Characteristics: Unless otherwise noted, all limits are specified for V_{DD} = 3.0 V to 5.5 V, -40°C <T_A < +85°C

-40 C < IA < +85 C						
Parameters	Sym	Min	Тур	Мах	Units	Conditions
SMBus Interface (See Figure 1	l-1)					
Serial Port Frequency	f _{SC}	0	—	100	kHz	Note 1
Low Clock Period	t _{LOW}	4.7	—	—	µsec	Note 1
High Clock Period	t _{HIGH}	4.7	—	—	µsec	Note 1
SCLK and SDA Rise Time	t _R	—	—	1000	nsec	Note 1
SCLK and SDA Fall Time	t _F	—	—	300	nsec	Note 1
Start Condition Setup Time	t _{SU(START)}	4.7	—	—	µsec	Note 1
SCLK Clock Period Time	t _{SC}	10	—	—	µsec	Note 1
Start Condition Hold Time	t _{H(START)}	4.0	—	—	µsec	Note 1
Data in SetupTime to SCLK High	t _{SU-DATA}	250	-	—	nsec	Note 1
Data in Hold Time after SCLK Low	t _{H-DATA}	300	-	_	nsec	Note 1
Stop Condition Setup Time	t _{SU(STOP)}	4.0	_	_	µsec	Note 1
Bus Free Time Prior to New Transition	t _{IDLE}	4.7	—		µsec	Note 1 and Note 2

Note 1: Not production tested, ensured by design, tested during characterization.

2: Time the bus must be free before a new transmission can start.




FIGURE 1-1:

Bus Timing Data.

2.0 TYPICAL PERFORMANCE CURVES

Note: The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only. The performance characteristics listed herein are not tested or guaranteed. In some graphs or tables, the data presented may be outside the specified operating range (e.g., outside specified power supply range) and therefore outside the warranted range.




FIGURE 2-1:

I_{DD} vs. Temperature.




FIGURE 2-2: I_{DD} Shutdown vs. Temperature.




FIGURE 2-3: Temperature.

PWM, Source Current vs.




FIGURE 2-4:PWM, Sink Current vs.Temperature.




FIGURE 2-5: Fault

Fault V_{OL} vs. Temperature.




FIGURE 2-6: Temperature.

PWM Frequency vs.




FIGURE 2-7:

SDA I_{OL} vs. Temperature.





FIGURE 2-8:

V_{CMAX} vs. Temperature.





V_{CMIN} vs. Temperature.




FIGURE 2-10: RPM %error vs. Temperature.




FIGURE 2-11: Sense Threshold (V_{THSENSE}) Hysteresis vs. Temperature.




FIGURE 2-12:SDA, SCLK Hysteresis vs.Temperature.

3.0 PIN FUNCTIONS

The descriptions of the pins are listed in Table 3-1.

TABLE 3-1: PIN FUNCTION TABLE

Name	Function
V _{IN}	Analog Input
C _F	Analog Output
SCLK	Serial Clock Input
SDA	Serial Data In/Out (Open Drain)
GND	Ground
FAULT	Digital (Open Drain) Output
SENSE2	Analog Input
SENSE1	Analog Input
V _{OUT}	Digital Output
V _{DD}	Power Supply Input

3.1 Analog Input (V_{IN})

A voltage range of 1.62 V to 2.6 V (typical) on this pin drives an active duty-cycle of 30% to 100% on the $V_{OUT}\ \text{pin}.$

3.2 Analog Output (C_F)

Positive terminal for the PWM ramp generator timing capacitor. The recommended C_{F} is 1 μF for 30 Hz PWM operation.

3.3 SMBus Serial Clock Input (SCLK)

Clocks data into and out of the TC654/TC655. See Section 5.0 for more information on the serial interface.

3.4 Serial Data (Bi-directional) (SDA)

Serial data is transferred on the SMBus in both directions using this pin. See Section 5.0 for more information on the serial interface.

3.5 <u>Digital (</u>Open Drain) Output (FAULT)

When the fan's RPM falls below the user-set RPM threshold (or OTF occurs with TC655), a logic low signal is asserted.

3.6 Analog Input (SENSE2)

Fan current pulses are detected at this pin. These pulses are counted and used in the calculation of the fan2 RPM.

3.7 Analog Input (SENSE1)

Fan current pulses are detected at this pin. These pulses are counted and used in the calculation of the fan1 RPM.

3.8 Digital Output (V_{OUT})

This active high complimentary output drives the base of an external transistor or the gate of a MOSFET.

3.9 Power Supply Input (V_{DD})

The V_{DD} pin with respect to GND provides power to the device. This bias supply voltage may be independent of the fan power supply.

4.0 DEVICE OPERATION

The TC654 and TC655 devices allow you to control, monitor and communicate (via SMBus) fan speed for 2wire and 3-wire DC brushless fans. By pulse width modulating (PWM) the voltage across the fan, the TC654/TC655 controls fan speed according to the system temperature. The goal of temperature proportional fan speed control is to reduce fan power consumption, increase fan life and reduce system acoustic noise. With the TC654 and TC655 devices, fan speed can be controlled by the analog input V_{IN} or the SMBus interface, allowing for high system flexibility.

The TC654 and TC655 also measure and monitor fan revolutions per minute (RPM). A fan's speed (RPM) is a measure of its health. As a fan's bearings wear out, the fan slows down and eventually stops (locked rotor). By monitoring the fan's RPM level, the TC654/TC655 devices can detect open, shorted, unconnected and locked rotor fan conditions. The fan speed threshold can be set to provide a predictive fan failure feature. This feature can be used to give a system warning and, in many cases, help to avoid a system thermal shutdown condition. The fan RPM data and threshold registers are available over the SMBus interface which allows for complete system control.

The TC654/TC655 devices are identical in every aspect except for how they indicate an over-temperature condition. When V_{IN} voltage exceeds 2.6 V (typical), both devices will set OTF (bit 5<X>) in the Status Register to a '1'. The TC655 will additionally pull the FAULT output low during an over-temperature condition.




FIGURE 4-1: Typical Application Circuit.

4.1 Fan Speed Control Methods

The speed of a DC brushless fan is proportional to the voltage across it. For example, if a fan's rating is 5000 RPM at 12 V, it's speed would be 2500 RPM at 6 V. This, of course, will not be exact, but should be close.

There are two main methods for fan speed control. The first is pulse width modulation (PWM) and the second is linear. Using either method the total system power requirement to run the fan is equal. The difference between the two methods is where the power is consumed.

The following example compares the two methods for a 12 V, 120 mA fan running at 50% speed. With 6 V applied across the fan, the fan draws an average current of 68 mA. Using a linear control method, there is 6V across the fan and 6V across the drive element. With 6 V and 68 mA, the drive element is dissipating 410 mW of power. Using the PWM approach, the fan is modulated at a 50% duty cycle, with most of the 12 V being dropped across the fan. With 50% duty cycle, the fan draws an RMS current of 110 mA and an average current of 72 mA. Using a MOSFET with a 1 Ω RDS(on) (a fairly typical value for this low current) the power dissipation in the drive element would be: 12 mW (Irms² * RDS(on)). Using a standard 2N2222A NPN transistor (assuming a Vce-sat of 0.8 V), the power dissipation would be 58 mW (lavg* Vce-sat).

The PWM approach to fan speed control causes much less power dissipation in the drive element. This allows smaller devices to be used and will not require any special heatsinking to get rid of the power being dissipated in the package.

The other advantage to the PWM approach is that the voltage being applied to the fan is always near 12 V. This eliminates any concern about not supplying a high enough voltage to run the internal fan components which is very relevant in linear fan speed control.

4.2 PWM Fan Speed Control

The TC654 and TC655 devices implement PWM fan speed control by varying the duty cycle of a fixed frequency pulse train. The duty cycle of a waveform is the on time divided by the total period of the pulse. For example, given a 100 Hz waveform (10 msec.) with an on time of 5.0 msec, the duty cycle of this waveform is 50% (5.0 msec/10.0 msec). An example of this is illustrated in Figure 4-2.





FIGURE 4-2:Duty Cycle Of A PWMWaveform.

The TC654 and TC655 generate a pulse train with a typical frequency of 30 Hz (C_F = 1 μ F). The duty cycle can be varied from 30% to 100%. The pulse train generated by the TC654/TC655 devices drives the gate of an external N-channel MOSFET or the base of an NPN transistor (Figure 4-3). See Section 7.5 for more information on output drive device selection.





By modulating the voltage applied to the gate of the MOSFET Qdrive, the voltage applied to the fan is also modulated. When the V_{OUT} pulse is high, the gate of the MOSFET is turned on, pulling the voltage at the drain of Qdrive to 0 V. This places the full 12 V across the fan for the Ton period of the pulse. When the duty cycle of the drive pulse is 100% (full on, Ton = T), the fan will run at full speed. As the duty cycle is decreased (pulse on time "Ton" is lowered), the fan will slow down proportionally. With the TC654 and TC655 devices, the duty cycle can be controlled through the analog input pin (V_{IN}) or through the SMBus interface by using the Duty-Cycle Register. See Section 4.5 for more details on duty cycle control.

4.3 Fan Startup

Often overlooked in fan speed control is the actual startup control period. When starting a fan from a nonoperating condition (fan speed is zero RPM), the desired PWM duty cycle or average fan voltage can not be applied immediately. Since the fan is at a rest position, the fan's inertia must be overcome to get it started. The best way to accomplish this is to apply the full rated voltage to the fan for one second. This will ensure that in all operating environments, the fan will start and operate properly.

The TC654 and TC655 devices implement this fan control feature without any user programming. During a power up or release from shutdown condition, the TC654 and TC655 devices force the V_{OUT} output to a 100% duty cycle, turning the fan full on for one second ($C_F = 1 \ \mu F$). Once the one second period is over, the TC654/TC655 devices will look to see if SMBus or VIN control has been selected in the Configuration Register (DUTYC bit 5<0>). Based on this register, the device will choose which input will control the V_{OUT} duty cycle. Duty cycle control based on V_{IN} is the default state. If V_{IN} control is selected and the V_{IN} pin is open (nothing is connected to the V_{IN} pin), then the TC654/TC655 will default to a duty cycle of 39.33%. This sequence is shown in Figure 4-4. This integrated one second startup feature will ensure the fan starts up every time.




FIGURE 4-4:

Power-up Flow Chart.

4.4 PWM Drive Frequency (C_F)

As previously discussed, the TC654 and TC655 devices operate with a fixed PWM frequency. The frequency of the PWM drive output (V_{OUT}) is set by a capacitor at the C_F pin. With a 1 µF capacitor at the C_F pin, the typical drive frequency is 30 Hz. This frequency can be raised, by decreasing the capacitor value, or lowered, by increasing the capacitor value. The relationship between the capacitor value and the PWM fre-

quency is linear. If a frequency of 15 Hz is desired, a capacitor value of $2.0 \ \mu\text{F}$ should be used. The frequency should be kept in the range of 15 Hz to 35 Hz. See Section 7.2 for more details.

4.5 Duty Cycle Control (V_{IN} and Duty-Cycle Register)

The duty cycle of the V_{OUT} PWM drive signal can be controlled by either the V_{IN} analog input pin or by the Duty-Cycle Register, which is accessible via the SMBus interface. The control method is selectable via DUTYC (bit 5<0>) of the Configuration Register. The default state is for V_{IN} control. If V_{IN} control is selected and the V_{IN} pin is open, the PWM duty cycle will default to 39.33%. The duty cycle control method can be changed at any time via the SMBus interface.

 $V_{\rm IN}$ is an analog input pin. A voltage in the range of 1.62 V to 2.6 V (typical) at this pin commands a 30% to 100% duty cycle on the $V_{\rm OUT}$ output, respectively. If the voltage at $V_{\rm IN}$ falls below the 1.62 V level, the duty cycle will not go below 30%. The relationship between the voltage at $V_{\rm IN}$ and the PWM duty cycle is shown in Figure 4-5.




FIGURE 4-5: PWM Duty Cycle vs. V_{IN} Voltage (Typical).

For the TC655 device, if the voltage at V_{IN} exceeds the 2.6 V (typical) level, an over temperature fault indication will be given by asserting a low at the FAULT output and setting OTF (bit 5<X>) in the Status Register to a '1'.

A thermistor network or any other voltage output thermal sensor can be used to provide the voltage to the $V_{\rm IN}$ input. The voltage supplied to the $V_{\rm IN}$ pin can actually be thought of as a temperature. For example, the circuit shown in Figure 4-6 represents a typical solution for a thermistor based temperature sensing network. See Section 7.3 for more details.




FIGURE 4-6: Network.

NTC Thermistor Sensor

The second method for controlling the duty cycle of the PWM output (V_{OUT}) is via the SMBus interface. In order to control the PWM duty cycle via the SMBus, DUTYC (bit 5<0>) of the Configuration Register (Register 6.3) must be set to a '1'. This tells the TC654/TC655 device that the duty cycle should be controlled by the Duty Cycle Register. Next, the Duty Cycle Register must be programmed to the desired value. The Duty Cycle Register is a 4 Bit read/write register that allows duty cycles from 30% to 100% to be programmed. Table 4-1 shows the binary codes for each possible duty cycle.

TABLE 4-1: DUTY-CYCLE REGISTER (DUTY-CYCLE) 4-BITS, READ/WRITE

	Duty	-Cycle R	egister	(Duty Cycle)
D(3)	D(2)	D(1)	D(0)	Duty-Cycle
0	0	0	0	30%
0	0	0	1	34.67%
0	0	1	0	39.33% (default for $V_{\rm IN}$ open and when SMBus is not selected)
0	0	1	1	44%
0	1	0	0	48.67%
0	1	0	1	53.33%
0	1	1	0	58%
0	1	1	1	62.67%
1	0	0	0	67.33%
1	0	0	1	72%
1	0	1	0	76.67%
1	0	1	1	81.33%
1	1	0	0	86%
1	1	0	1	90.67%
1	1	1	0	95.33%
1	1	1	1	100%

This method of control allows for more sophisticated algorithms to be implemented by utilizing microcontrollers or microprocessors in the system. In this way, multiple system temperatures can be taken into account for determining the necessary fan speed.

As shown in Table 4-1, the duty cycle has more of a step function look than did the $V_{\rm IN}$ control approach. Because the step changes in duty cycle are small, they are rarely audibly noticeable, especially when the fans are integrated into the system.

4.6 PWM Output (V_{OUT})

The V_{OUT} pin is designed to drive two low cost NPN transistors or N-channel MOSFETs as the low side power switching elements in the system as is shown in Figure 4-7. These switching elements are used to turn the fans on and off at the PWM duty cycle commanded by the V_{OUT} output.

This output has complementary drive (pull up and pull down) and is optimized for driving NPN transistors or N-channel MOSFETs (see Section 2.0 for sink and source current capability of the V_{OUT} drive stage).

The external device needs to be chosen to fit the voltage and current rating of the fan in a particular application (Refer to Section 7.5 Output Drive Device Selection). NPN transistors are often a good choice for low current fans. If a NPN transistor is chosen, a base current limiting resistor should be used. When using a MOSFET as the switching element, it is sometimes a good idea to have a gate resistor to help slow down the turn on and turn off of the MOSFET. As with any switching waveform, fast rising and falling edges can sometimes lead to noise problems.

As previously stated, the V_{OUT} output will go to 100% duty cycle during power up and release from shutdown conditions. The V_{OUT} output only shuts down when commanded to do so via the Configuration Register (SDM (bit 0<0>)). Even when a locked rotor condition is detected, the V_{OUT} output will continue to pulse at the programmed duty cycle.

4.7 Sensing Fan Operation (SENSE1 & SENSE2)

The TC654 and TC655 also feature Microchip's proprietary FanSense technology. During normal fan operation, commutation occurs as each pole of the fan is energized. The fan current pulses created by the fan commutation are sensed using low value current sense resistors in the ground return leg of the fan circuit. The voltage pulses across the sense resistor are then AC coupled through capacitors to the SENSE pins of the TC654/TC655 device. These pulses are utilized for calculating the RPM of the individual fans. The threshold voltage for the SENSE pins is 100 mV (typical). The peak of the voltage pulse at the SENSE pins must exceed the 100 mV (typical) threshold in order for the pulse to be counted in the fan RPM measurement. See Section 7.4 for more details on selecting the appropriate current sense resistor and coupling capacitor values.




FIGURE 4-7:

Fan Current Sensing.

By selecting F1PPR (bits 2-1<01>) and F2PPR (bits 4-3<01>) in the Configuration Register, the TC654 and TC655 can be programmed to calculate RPM data for fans with 1, 2, 4 or 8 current pulses per rotation. The default state assumes a fan with 2 pulses per rotation.

The measured RPM data is then stored in the RPM-OUTPUT1 (RPM1, for SENSE1 input) and RPM-OUTPUT2 (RPM2, for SENSE2 input) Registers. These registers are 9-Bit read only registers which store RPM data with 25 RPM resolution. By setting RES (bit 6<0>) of the Configuration Register to a '1', the RPM data can be read with 25 RPM resolution. If this Bit is left in the default state of '0', the RPM data will only be readable with resolution of 50 RPMs, which represents 8-Bit data.

The maximum fan RPM reading is 12775 RPM. If this value is exceeded, counter overflow bits in the Status Register are set. R1CO (bit 3<0>) and R2CO (bit 4<0>) in the Status Register represent the RPM1 and RPM2 counter overflow bits for the RPM1 and RPM2 registers, respectively. These bits will automatically be reset to zero if the fan RPM reading has been below the maximum value of 12775 RPM for 2.4 seconds.

See Table 6-1 for RPM1, RPM2 and Status Register command byte assignments.

4.8 Fan Fault T<u>hresho</u>ld and Indication (FAULT)

For the TC654 and TC655 devices, a fault condition exists whenever a fan's sensed RPM level falls below the user programmable threshold. The RPM threshold values for fan fault detection are set in the FAN_FAULT1 and FAN_FAULT2 Registers (8-bit, read/ write).

The RPM threshold represents the fan speed at which the TC654/TC655 devices will indicate a fan fault. This threshold can be set at lower levels to indicate fan locked rotor conditions or set to higher levels to give indications for predictive fan failure. It is recommended that the RPM threshold be at least 10% lower than the minimum fan speed which occurs at the lowest duty cycle set point. The default value for the fan RPM thresholds is 500 RPM. If the fan's sensed RPM is less than the fan fault threshold for 2.4 seconds (typical), a fan fault condition is indicated.

When a fault condition, due to low fan RPM, occurs, a logic low is asserted at the FAULT output. F1F (bit 0<0>) and F2F (bit 1<0>) in the Status Register are set to '1' for respective low RPM levels on the SENSE1 and SENSE2 inputs. The FAULT output and the fault bits in the Status Register can be reset by setting FFCLR (bit 7<0>) in the Configuration Register to a '1'.

For the TC655 device, a fault condition is also indicated when an Over Temperature Fault condition occurs. This condition occurs when the V_{OUT} duty cycle exceeds the 100% value indicating that no additional cooling capability is available. For this condition, a logic low is asserted at the FAULT output and OTF (bit 5<X>) of the Status Register, the over temperature fault indicator, is set to a '1' (The TC654 also indicates an over temperature condition via the OTF bit in the status register). If the duty cycle then decreases below 100%, the FAULT output will be released and OTF (bit 5<X>) of the Status Register will be reset to '0'.

4.9 Low Power Shutdown Mode

Some applications may have operating conditions where fan cooling is not required as a result of low ambient temperature or light system load. During these times it may be desirable to shut the fans down to save power and reduce system noise.

The TC654/TC655 devices can be put into a low power shutdown mode by setting SDM (bit 0<0>) in the Configuration Register to a '1' (this bit is the shutdown bit). When the TC654/TC655 devices are in shutdown mode, all functions except for the SMBus interface are suspended. During this mode of operation, the TC654 and TC655 devices will draw a typical supply current of only 5 μ A. Normal operation will resume as soon as Bit 0 in the Configuration Register is reset to '0'.

When the TC654/TC655 devices are brought out of a shutdown mode by resetting SDM (bit 0<0>) in the Configuration Register, all of the registers (except for the Configuration and FAN_FAULT1 & 2 registers) assume their default power up states. The Configuration Register and the FAN_FAULT1 & 2 Registers maintain the states they were in prior to the device being put into the shutdown mode. Since these are the registers which control the parts operation, the part does not have to be reprogrammed for operation when it comes out of shutdown mode.

4.10 SMBus Interface (SCLK & SDA)

The TC654/TC655 feature an industry-standard, 2-wire serial interface with factory-set addresses. By communicating with the TC654/TC655 device registers, functions like PWM duty cycle, low power shutdown mode and fan RPM threshold can be controlled. Critical information, such as fan fault, over temperature and fan RPM, can also be obtained via the device data registers. The available data and control registers make the TC654/TC655 devices very flexible and easy to use. All of the available registers are detailed in Section 6.0.

4.11 SMBus Slave Address

The slave address of the TC654/TC655 is 0011 011 and is fixed. This address is different from industrystandard digital temperature sensors (like TCN75) and, therefore, allow the TC654/TC655 to be utilized in systems in conjunction with these components. Please contact Microchip Technology Inc. if alternate addresses are required.

5.0 SERIAL COMMUNICATION

5.1 SMBus 2-Wire Interface

The Serial Clock Input (SCLK) and the bi-directional data port (SDA) form a 2-wire bi-directional serial port for communicating with the TC654/TC655. The following bus protocols have been defined:

- Data transfer may be initiated only when the bus is not busy.
- During data transfer, the data line must remain stable whenever the clock line is HIGH. Changes in the data line while the clock line is HIGH will be interpreted as a START or STOP condition.

Accordingly, the following Serial Bus conventions have been defined.

TABLE 5-1:TC654/TC655 SERIAL BUS
CONVENTIONS

Term	Description
Transmitter	The device sending data to the bus.
Receiver	The device receiving data from the bus.
Master	The device which controls the bus: ini- tiating transfers (START), generating the clock and terminating transfers (STOP).
Slave	The device addressed by the master.
Start	A unique condition signaling the beginning of a transfer indicated by SDA falling (High to Low) while SCLK is high.
Stop	A unique condition signaling the end of a transfer indicated by SDA rising (Low to High) while SCLK is high.
ACK	A Receiver acknowledges the receipt of each byte with this unique condi- tion. The Receiver pulls SDA low dur- ing SCLK high of the ACK clock-pulse. The Master provides the clock pulse for the ACK cycle.
Busy	Communication is not possible because the bus is in use.
NOT Busy	When the bus is idle, both SDA and SCLK will remain high.
Data Valid	The state of SDA must remain stable during the high period of SCLK in order for a data bit to be considered valid. SDA only changes state while SCLK is low during normal data trans- fers. (See START and STOP condi- tions)

5.1.1 DATA TRANSFER

The TC654/TC655 support a bi-directional 2-Wire bus and data transmission protocol. The serial protocol sequencing is illustrated in Figure 1-1. Data transfers are initiated by a start condition (START), followed by a device address byte and one or more data bytes. The device address byte includes a Read/Write selection bit. Each access must be terminated by a Stop Condition (STOP). A convention call Acknowledge (ACK) confirms the receipt of each byte. Note that SDA can only change during periods when SCLK is LOW (SDA changes while SCLK is HIGH are reserved for Start and Stop conditions). All bytes are transferred MSB (most significant bit) first.

5.1.2 MASTER/SLAVE

The device that sends data onto the bus is the transmitter and the device receiving data is the receiver. The bus is controlled by a master device which generates the serial clock (SCLK), controls the bus access and generates the START and STOP conditions. The TC654/TC655 always work as a slave device. Both master and slave devices can operate as either transmitter or receiver, but the master device determines which mode is activated.

5.1.3 START CONDITION (START)

A HIGH to LOW transition of the SDA line while the clock (SCLK) is HIGH determines a START condition. All commands must be preceded by a START condition.

5.1.4 ADDRESS BYTE

Immediately following the Start Condition, the host must transmit the address byte to the TC654/TC655. The 7-bit SMBus address for the TC654/TC655 is 0011 011. The 7-bit address transmitted in the serial bit stream must match for the TC654/TC655 to respond with an Acknowledge (indicating the TC654/TC655 is on the bus and ready to accept data). The eighth bit in the Address Byte is a Read-Write Bit. This bit is a '1' for a read operation or '0' for a write operation. During the first phase of any transfer, this bit will be set = 0 to indicate that the command byte is being written.

5.1.5 STOP CONDITION (STOP)

A LOW to HIGH transition of the SDA line while the clock (SCLK) is HIGH determines a STOP condition. All operations must be ended with a STOP condition.

5.1.6 DATA VALID

The state of the data line represents valid data when, after a START condition, the data line is stable for the duration of the HIGH period of the clock signal.

The data on the line must be changed during the LOW period of the clock signal. There is one clock pulse per bit of data. Each data transfer is initiated with a START condition and terminated with a STOP condition. The number of the data bytes transferred between the START and STOP conditions is determined by the master device and is unlimited.

5.1.7 ACKNOWLEDGE (ACK)

Each receiving device, when addressed, is obliged to generate an acknowledge bit after the reception of each byte. The master device must generate an extra clock pulse, which is associated with this acknowledge bit.

The device that acknowledges has to pull down the SDA line during the acknowledge clock pulse in such a way that the SDA line is stable LOW during the HIGH

period of the acknowledge related clock pulse. Setup and hold times must be taken into account. During reads, a master device must signal an end of data to the slave by not generating an acknowledge bit on the last byte that has been clocked out of the slave. In this case, the slave (TC654/TC655) will leave the data line HIGH to enable the master device to generate the STOP condition.

5.2 SMBus Protocols

The TC654/TC655 devices communicate with three standard SMBus protocols. These are the write byte, read byte and receive byte. The receive byte is a shortened method for reading from, or writing to, a register which had been selected by the previous read or write command. These transmission protocols are shown in Figures 5-1, 5-2 and 5-3.

S	ADDRESS	WR	ACK	COMMAND	ACK	DATA	ACK	Р
	7 Bits			8 Bits		8 Bits		
	Slave Address			Command Byte: se which register you writing to.		into the re	: data goes gister set nmand byte	

FIGURE 5-1: SMBus Protocol: Write Byte Format.

S	ADDRESS	WR	ACK	COMMAND	ACK	
	7 Bits			8 Bits		
	Slave Address			Command Byte: se which register you writing to.		
S	ADDRESS	RD	ACK	DATA	NACK	Р
	7 Bits			8 Bits		
	Slave Address: repeated due to ch in data flow direction			Data Byte: reads fr the register set by command byte.		

FIGURE 5-2: SMBus Protocol: Read Byte Format.

S	ADDRESS	RD	ACK	DATA	NACK	Р
	7 Bits			8 Bits		
	Slave Address			Data Byte: reads of the register common the last Read Byte Byte transmission	anded by	

FIGURE 5-3: SMBus Protocol: Receive Byte Format.

S = Start Condition	ACK = Acknowledge = 0
P = Stop Condition	NACK = Not Acknowledged = 1
Shaded = Slave Transmission	WR = Write = 0
	RD = Read = 1

6.0 REGISTER SET

The TC654/TC655 devices contain 9 registers that provide a variety of data and functionality control to the outside system. These registers are listed below in Table 6-1. Of key importance is the command byte information, which is needed in the read and write protocols in order to select the individual registers.

Register	Command	Read	Write	POR Default State	Function
RPM1	0000 0000	Х	_	0 0000 0000	RPM Output 1
RPM2	0000 0001	Х	—	0 0000 0000	RPM Output 2
FAN_FAULT1	0000 0010	Х	Х	0000 1010	Fan Fault 1 Threshold
FAN_FAULT2	0000 0011	Х	Х	0000 1010	Fan Fault 2 Threshold
CONFIG	0000 0100	Х	Х	0000 1010	Configuration
STATUS	0000 0101	Х	—	00X0 0X00	Status. See Section 6.4, Status Register explanation of X
DUTY_CYCLE	0000 0110	Х	Х	0000 0010	Fan Speed Duty Cycle
MFR_ID	0000 0111	Х	—	0101 0100	Manufacturer Identification
VER_ID	0000 1000	Х	—	0000 000X	Version Identification: (X = '0' TC654, X = '1' TC655)

TABLE 6-1: COMMAND BYTE ASSIGNMENTS

6.1 RPM-OUTPUT1 & RPM-OUTPUT2 Registers (RPM1 & RPM2)

As discussed in Section 4.7, fan current pulses are detected at the SENSE1 and SENSE2 inputs of the TC654/TC655 device. The current pulse information is used to calculate the fan RPM. The fan RPM data for fans 1 & 2 is then written to registers RPM1 and RPM2, respectively. RPM1 and RPM2 are 9-bit registers that provide the RPM information in 50 RPM (8-bit) or

25 RPM (9-bit) increments. This is selected via RES (bit 6<0>) in the Configuration Register, with '0' = 50 RPM and '1' = 25 RPM. The default state is zero (50 RPM). The maximum fan RPM value that can be read is 12775 RPM. If this value is exceeded, R2CO (bit 4<0>) and R1CO (bit 3<0>) in the Status Register will be set to a '1' to indicate that a counter overflow of the respective RPM register has occurred. Register 6-1 shows the RPM output register 9-bit format.

D(8)	D(7)	D(6)	D(5)	D(4)	D(3)	D(2)	D(1)	D(0)	RPM
0	0	0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0	1	25
0	0	0	0	0	0	0	1	0	50
	•	•	·	•	•	-	•	•	
		•					•	•	
1	1	1	1	1	1	1	1	0	12750
1	1	1	1	1	1	1	1	1	12775

REGISTER 6-1: RPM OUTPUT REGISTERS (RPM1 & RPM2)

6.2 FAN_FAULT1 & FAN_FAULT2 Threshold Registers (FAN_FAULT1 & FAN_ FAULT2)

The Fan Fault Threshold Registers (FAN_FAULT1 and FAN_ FAULT2) are used to set the fan fault threshold levels for fan 1 and fan 2, respectively. The Fan Fault Registers are 8-bit, read/writable registers that allow the fan fault RPM threshold to be set in 50 RPM increments. The default setting for both Fan Fault registers is 500 RPM (0000 1010). The maximum set point value is 12750 RPM. If the measured fan RPM (stored

in RPM1 and RPM2 Registers) drops below the value that is set in the Fan Fault Registers for more than 2.4sec, a fan fault indication will be given. F1F (bit 0<0>) and F2F (bit 1<0>) in the Status Register indicate fan fault conditions for fan 1 and fan 2, respectively. The FAULT output will also be pulled low in a fan fault condition. Changing FFCLR (bit 7<0>) in the Configuration Register will reset the fan fault bits in the Status Register as well as the FAULT output. See Register 6-2 for the Fan Fault Threshold Register 8-bit format.

REGISTER 6-2:	FAN FAULT THRESHOLD REGISTERS (FAN_FAULT1 & FAN_FAULT2)
---------------	---

D(7)	D(6)	D(5)	D(4)	D(3)	D(2)	D(1)	D(0)	RPM
0	0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0	50
0	0	0	0	0	0	1	0	100
							-	
1	1	1	1	1	1	1	0	12700
1	1	1	1	1	1	1	1	12750

6.3 CONFIGURATION REGISTER (CONFIG)

The Configuration Register is an 8-bit read/writable multi-function control register. This register allows the user to clear fan faults, select RPM resolution, select

 V_{OUT} duty cycle (fan speed) control method, select the fan current pulses per rotation for fans 1 & 2 (for fan RPM calculation) and put the TC654/TC655 device into a shutdown mode to save power consumption. See Register 6-3 below for the Configuration Register bit descriptions.

REGISTER 6-3:	CONFIGU	RATION R	EGISTER (CONFIG)						
	R/W-0	R/W-0	R/W-0	R/W-0	R/W-1	R/W-0	R/W-1	R/W-0		
	FFCLR	RES	DUTYC	F2PPR	F2PPR	F1PPR	F1PPR	SDM		
	bit 7							bit 0		
bit 7	FFCLR: Fa	an Fault Cle	ar							
	outpu			t the Fan Fa	ult bits in th	ie Status Re	gister and th	ne FAULT		
bit 6	RES: Reso	olution Sele	ction for RPN	/ Output Re	gisters					
						r 25 RPM (9 ⁻ 50 RPM (8-				
bit 5	DUTYC: D	uty-Cycle C	ontrol Metho	bd						
	duty-o 0 = The V value	cycle will be ′ _{OUT} duty-cy will be betw _N pin is oper	taken from t vcle will be co veen 30% an	he duty-cyclontrolled via d 100% for V	e register (I the V _{IN} ana V _{IN} values t	interface. Th DUTY_CYCL alog input pin petween 1.62 _{UT} duty-cycle	.E). i. The V _{OUT} 2 V and 2.6 '	duty-cycle V typical. If		
bit 4-3	F2PPR: Fan 2 Pulses Per Rotation									
	tion Fan 2 the RPM2 number of 00 = 1 01 = 2 (de	should have Register. S current puls	e. It then use	es this as pa 7.7 for app	irt of the ca	now many cu Iculation for rrmation on	the fan 2 RI	PM value in		
	10 = 4 11 = 8									
bit 2-1	F1PPR: Fan 1 Pulses Per Rotation									
	The TC654 tion Fan 1 the RPM1	4/TC655 dev should have Register. S current puls	vice uses this e. It then use	s setting to u es this as pa 7.7 for app	rt of the cal	now many cu culation for t rmation on	he fan 1 RP	M value for		
bit 0	SDM: Shu	tdown Mode	;							
		own Mode.	See Section	4.9 for more	e informatio	n on low pov	ver shutdow	n mode.		

W = Writable bit

'1' = Bit is set

REGISTER 6-3: CONFIGURATION REGISTER (CONFIG)

R = Readable bit

-n = Value at POR

x = Bit is unknown

U = Unimplemented bit, read as '0'

'0' = Bit is cleared

6.4 STATUS REGISTER (STATUS)

The Status Register provides all the information about what is going on within the TC654/TC655 devices. Fan fault information, V_{IN} status, RPM counter overflow,

and over temperature indication are all available in the Status Register. The Status Register is an 8-bit Read only register with bits 6 and 7 unused. See Register 6-4 below for the bit descriptions.

GISTER 6-4:	STATUS	REGISTE	R (STATU	5)				
	U-0	U-0	R-X	R-0	R-0	R-X	R-0	R-0
			OTF	R2CO	R1CO	VSTAT	F2F	F1F
	bit 7							bit
bit 7-6	Unimplem	ented: Rea	d as '0'					
bit 5	OTF: Over	Temperatur	re Fault Co	ndition				
	therefore tr cycle on V ₍ bit will be s	eated as an _{DUT} (2.6 V ty et to '0'. Thi	unknown (ypical), ther is is determ	s bit is set to X). If V _{IN} is gin the bit will b ined at powe	reater than t be set to a '1 er-up.	he threshold	required for	100% du
	0 = Norma	al operation.	. V _{IN} is less	than 2.6 V.				
bit 4	1 = Fault o excee range.	ded. This bi	ne maximur t will autom	m RPM readi atically reset ing is within I	to zero whe	n the RPM re		
bit 3		M1 Counter						
	excee range	ded. This bi	t will autom	m RPM readi atically reset ing is within l	to zero whe	n the RPM re		
bit 2	For the TC external the If an extern	ermistor or v al network is en selected i	devices, th oltage out detected,	ne V _{IN} pin sta out network is this bit is set f guration Reg	s connected	(V _{IN} is oper / _{IN} pin is ope	ı), this bit is n and SMBu	set to a ' is operation
			voltage pr	esent at V _{IN} .				
bit 1	F2F: Fan2	Fault						
	set in t dition bit car Regist	the FAN_FA is being indi n be cleared	ULT2 Thread Cated. The using the I	r fan RPM in shold Registe FAULT outpi ⁻ an Fault Cle	er. The spee ut will be pul	d of Fan 2 is lled low at th	too low and e same time	a fault co . This fau
bit 0	F1F: Fan1	-	(40.44.4)					
2.4.0	1 = Fault (set in dition bit car Regist	Condition. T the FAN_FA is being indi n be cleared	ULT1 Thread icated. The using the F	r fan RPM in shold Registe FAULT outpu Fan Fault Cle	er. The spee ut will be pul	d of Fan 1 is lled low at th	too low and e same time	a fault co . This fau
			(. ,.					
	Legend:			A				
	R = Reada		vv = v	Vritable bit	0 = 0nin	nplemented	bit, read as	U

6.5 DUTY-CYCLE Register (DUTY_CYCLE)

The DUTY_CYCLE register is a 4-bit read/writable register used to control the duty cycle of the V_{OUT} output. The controllable duty cycle range via this register is 30% to 100%, with programming steps of 4.67%. This method of duty cycle control is mainly used with the SMBus interface. However, if the V_{IN} method of duty cycle control has been selected (or defaulted to), and the V_{IN} pin is open, the duty cycle will go to the default setting of this register, which is 0010 (39.33%). The duty cycle settings are shown in Register 6-5.

REGISTER 6-5:	DUTY-CYCLE REGISTER
	(DUTY_CYCLE)

D(3)	D(2)	D(1)	D(0)	Duty-Cycle					
0	0	0	0	30%					
0	0	0	1	34.67%					
0	0	1	0	39.33% (default for V _{IN} open and when SMBus is not selected)					
0	0	1	1	44%					
0	1	0	0	48.67%					
0	1	0	1	53.33%					
0	1	1	0	58%					
0	1	1	1	62.67%					
1	0	0	0	67.33%					
1	0	0	1	72%					
1	0	1	0	76.67%					
1	0	1	1	81.33%					
1	1	0	0	86%					
1	1	0	1	90.67%					
1	1	1	0	95.33%					
1	1	1	1	100%					

6.6 Manufacturer's Identification Register (MFR_ID)

This register allows the user to identify the manufacturer of the part. The MFR_ID register is an 8-bit Read only register. See Register 6-6 for the Microchip manufacturer ID.

REGISTER 6-6: MANUFACTURER'S IDENTIFICATION REGISTER (MFR_ID)

D[7]	D[6]	D[5]	D[4]	D[3]	D[2]	D[1]	D[0]
0	1	0	1	0	1	0	0

6.7 Version ID Register (VER_ID)

This register is used to indicate which version of the device is being used, either the TC654 or the TC655. This register is a simple 2-bit Read only register.

REGISTER 6-7: VERSION ID REGISTER (VER_ID)

	D[1]	D[0]	Version
Ì	0	0	TC654
	0	1	TC655

7.0 APPLICATIONS INFORMATION

7.1 Connecting to the SMBus

The SMBus is an open collector bus, requiring pull-up resistors connected to the SDA and SCLK lines. This configuration is shown in Figure 7-1.




FIGURE 7-1: Pull-up Resistors On SMBus.

The number of devices connected to the bus is limited only by the maximum rise and fall times of the SDA and SCLK lines. Unlike I²C specifications, SMBus does not specify a maximum bus capacitance value. Rather, the SMBus specification calls out that the maximum current through the pull-up resistor be 350 μ A (minimum, 100 μ A, is also specified). Therefore, the value of the pull-up resistors will vary depending on the system's bias voltage, V_{DD}. Minimizing bus capacitance is still very important as it directly effects the rise and fall times of the SDA and SCLK lines. The range for pull-up resistor values for a 5 V system are shown in Figure 7-1.

Although SMBus specifications only require the SDA and SCLK lines to pull down 350 μ A, with a maximum voltage drop of 0.4 V, the TC654/TC655 has been designed to meet a maximum voltage drop of 0.4 V, with 3 mA of current. This allows lower values of pull-up resistors to be used, which will allow higher bus capacitance. If this is to be done, though, all devices on the bus must be able to meet the same pull down current requirements as well.

A possible configuration using multiple devices on the SMBus is shown in Figure 7-2.




FIGURE 7-2: Multiple Devices on SMBus.

7.2 Setting the PWM Frequency

The PWM frequency of the V_{OUT} output is set by the capacitor value attached to the C_F pin. The PWM frequency will be 30 Hz (typical) for a 1 μ F capacitor. The relationship between frequency and capacitor value is linear, making alternate frequency selections easy.

As stated in previous sections, the PWM frequency should be kept in the range of 15 Hz to 35 Hz. This will eliminate the possibility of having audible frequencies when varying the duty cycle of the fan drive.

A very important factor to consider when selecting the PWM frequency for the TC654/TC655 devices is the RPM rating of the selected fan and the minimum duty cycle that you will be operating at. For fans that have a full speed rating of 3000 RPM or less, it is desirable to use a lower PWM frequency. A lower PWM frequency allows for a longer time period to monitor the fan current pulses. The goal is to be able to monitor at least two fan current pulses during the on time of the V_{OUT} output.

Example: Your system design requirement is to operate the fan at 50% duty cycle when ambient temperatures are below 20°C. The fan full speed RPM rating is 3000 RPM and has four current pulses per rotation. At 50% duty cycle, the fan will be operating at approximately 1500 RPM.

EQUATION

Time for one revolution (msec.) =
$$\frac{60 \times 1000}{1500} = 40$$

If one fan revolution occurs in 40 msec, then each fan pulse occurs 10 msec apart. In order to detect two fan current pulses, the on time of the V_{OUT} pulse must be at least 20 msec. With the duty cycle at 50%, the total period of one cycle must be at least 40 msec, which makes the PWM frequency 25 Hz. For this example, a PWM frequency of 20 Hz is recommended. This would define a C_F capacitor value of 1.5 μ F.

7.3 Temperature Sensor Design

As discussed in previous sections, the V_{IN} analog input has a range of 1.62 V to 2.6 V (typical), which represents a duty cycle range on the V_{OUT} output of 30% to 100%, respectively. The V_{IN} voltages can be thought of as representing temperatures. The 1.62 V level is the low temperature at which the system only requires 30% fan speed for proper cooling. The 2.6 V level is the high temperature, for which the system needs maximum cooling capability. Therefore, the fan needs to be at 100% speed.

One of the simplest ways of sensing temperature over a given range is to use a thermistor. By using an NTC thermistor as shown in Figure 7-3, a temperature variant voltage can be created.




FIGURE 7-3: Temperature Sensing Circuit.

Figure 7-3 represents a temperature dependent voltage divider circuit. R_t is a conventional NTC thermistor, R_1 and R_2 are standard resistors. R_1 and R_t form a parallel resistor combination that will be referred to as R_{TEMP} ($R_{TEMP} = R_1 * R_t / R_1 + R_t$). As the temperature increases, the value of R_t decreases and the value of R_{TEMP} will decrease with it. Accordingly, the voltage at V_{IN} increases as temperature increases, giving the desired relationship for the V_{IN} input. The purpose of R_1 is to help linearize the response of the sensing network. Figure 7-4 shows an example of this.

There are many values that can be chosen for the NTC thermistor. There are also thermistors which have a linear resistance instead of logarithmic, which can help to eliminate R₁. If less current draw from V_{DD} is desired, then a larger value thermistor should be chosen. The voltage at the V_{IN} pin can also be generated by a voltage output temperature sensor device. The key is to get the desired V_{IN} voltage to system (or component) temperature relationship.

The following equations apply to the circuit in Figure 7-3.

EQUATION

$$V(t1) = \frac{V_{DD} \times R_2}{R_{TEMP}(t1) + R_2}$$
$$V(t2) = \frac{V_{DD} \times R_2}{R_{TEMP}(t2) + R_2}$$

In order to solve for the values of R₁ and R₂, the values for V_{IN} and the temperatures at which they are to occur need to be selected. The variables, t1 and t2, represent the selected temperatures. The value of the thermistor at these two temperatures can be found in the thermistor data sheet. With the values for the thermistor and the values for V_{IN}, you now have two equations from which the values for R₁ and R₂ can be found.

Example: The following design goals are desired:

- Duty Cycle = 50% (V_{IN} = 1.9 V) with Temperature (t1) = 30°C
- Duty Cycle = 100% (V_{IN} = 2.6 V) with Temperature (t2) = 60°C

Using a 100 k Ω thermistor (25°C value), we look up the thermistor values at the desired temperatures:

- R_t = 79428 Ω @ 30°C
- R_t = 22593 Ω @ 60°C

Substituting these numbers into the given equations, we come up with the following numbers for R_1 and R_2 .

- R₁ = 34.8 kΩ
- R₂ = 14.7 kΩ




FIGURE 7-4: How Thermistor Resistance, V_{IN}, And R_{TEMP} Vary With Temperature.

Figure 7-4 graphs three parameters versus temperature. They are R_t, R₁ in parallel with R_t, and V_{IN}. As described earlier, you can see that the thermistor has a logarithmic resistance variation. When put in parallel with R₁, though, the combined resistance becomes more linear, which is the desired effect. This gives us the linear looking curve for V_{IN}.

7.4 FanSense Network (R_{SENSE} & C_{SENSE})

The network comprised of R_{SENSE} and C_{SENSE} allows the TC654/TC655 devices to detect commutation of the fan motor. R_{SENSE} converts the fan current into a voltage. C_{SENSE} AC couples this voltage signal to the SENSE pins (SENSE1 & SENSE2). The goal of the SENSE network is to provide a voltage pulse to the SENSE pin that has a minimum amplitude of 120 mV. This will ensure that the current pulse caused by the fan commutation is recognized by the TC654/TC655 device.

A 0.1 μF ceramic capacitor is recommended for $C_{\text{SENSE}}.$ Smaller values will require larger sense resistors be used. Using a 0.1 μF capacitor results in reasonable values for $R_{\text{SENSE}}.$ Figure 7-5 illustrates a typical SENSE network.




FIGURE 7-5:

Typical Sense Network.

The value of R_{SENSE} will change with the current rating of the fan. A key point is that the current rating of the fan specified by the manufacturer may be a worst case rating. The actual current drawn by the fan may be lower than this rating. For the purposes of setting the value for R_{SENSE} , the operating fan current should be measured.

Table 7-1 shows values of R_{SENSE} according to the nominal operating current of the fan. The fan currents are average values. If the fan current falls between two of the values listed, use the higher resistor value.

TABLE 7-1: R_{SENSE} VS. FAN CURRENT

Nominal Fan Current (mA)	R _{SENSE} (ohm)	
50	9.1	
100	4.7	
150	3.0	
200	2.4	
250	2.0	
300	1.8	
350	1.5	
400	1.3	
450	1.2	
500	1.0	

Figure 7-6 shows some typical waveforms for the fan current and the voltage at the Sense pins.




FIGURE 7-6: Typical Fan Current and Sense Pin Waveforms.


7.5 Output Drive Device Selection

The TC654/TC655 is designed to drive two external NPN transistors or two external N-channel MOSFETs as the fan speed modulating elements. These two arrangements are shown in Figure 7-7. For lower current fans, NPN transistors are a very economical choice for the fan drive device. It is recommended that, for higher current fans (500 mA and above), MOSFETs be used as the fan drive device. Table 7-2 provides some possible part numbers for use as the fan drive element.

When using an NPN transistor as the fan drive element, a base current limiting resistor must be used. This is shown in Figure 7-7.

When using MOSFETs as the fan drive element, it is very easy to turn the MOSFETs on and off at very high rates. Because the gate capacitances of these small MOSFETs are very low, the TC654/TC655 can charge and discharge them very quickly, leading to very fast edges. Of key concern is the turn-off edge of the MOS-FET. Since the fan motor winding is essentially an inductor, once the MOSFET is turned off, the current that was flowing through the motor wants to continue to flow. If the fan does not have internal clamp diodes around the windings of the motor, there is no path for this current to flow through, and the voltage at the drain of the MOSFET may rise until the drain to source rating of the MOSFET is exceeded. This will most likely cause the MOSFET to go into avalanche mode. Since there is very little energy in this occurrence, it will probably not fail the device, but it would be a long term reliability issue. The following is recommended:

 Ask how the fan is designed. If the fan has clamp diodes internally, you will not experience this problem. If the fan does not have internal clamp diodes, it is a good idea to put one externally (Figure 7-8). You can also put a resistor between V_{OUT} and the gate of the MOSFET, which will help slow down the turn-off and limit this condition.



utput Drive

Output Drive Device Configurations.

TABLE 7-2:FAN DRIVE DEVICE SELECTION TABLE (NOTE 2)

Device	Package	Max Vbe sat / Vgs(V)	Min hfe	Vce/V _{DS}	Fan Current (mA)	Suggested Rbase (ohms)
MMBT2222A	SOT-23	1.2	50	40	150	800
MPS2222A	TO-92	1.2	50	40	150	800
MPS6602	TO-92	1.2	50	40	500	301
SI2302	SOT-23	2.5	NA	20	500	Note 1
MGSF1N02E	SOT-23	2.5	NA	20	500	Note 1
SI4410	SO-8	4.5	NA	30	1000	Note 1
SI2308	SOT-23	4.5	NA	60	500	Note 1

Note 1: A series gate resistor may be used in order to control the MOSFET turn-on and turn-off times.

2: These drive devices are suggestions only. Fan currents listed are for individual fans.




FIGURE 7-8: Clamp Diode For Fan Turnoff.

7.6 Bias Supply Bypassing and Noise Filtering

The bias supply (V_{DD}) for the TC654/TC655 devices should be bypassed with a 1 μF ceramic capacitor. This capacitor will help supply the peak currents that are required to drive the base/gate of the external fan drive devices.

As the V_{IN} pin controls the duty cycle in a linear fashion, any noise on this pin can cause duty cycle jittering. For this reason, the V_{IN} pin should be bypassed with a 0.01 μF capacitor.


In order to keep fan noise off of the TC654/TC655 device ground, individual ground returns for the TC654/TC655 and the low side of the fan current sense resistor should be used.

7.7 Determining Current Pulses Per Revolution of Fans

There are many different fan designs available in the marketplace today. The motor designs can vary and, along with it, the number of current pulses in one fan revolution. In order to correctly measure and communicate the fan speed, the TC654/TC655 must be programmed for the proper number of fan current pulses per revolution. This is done by setting the F2PPR and F1PPR bits in the Configuration Register to the proper values (see Section 6.3 for settings). A fan's current pulses per revolution can be determined in the following manner.


The first piece of information required is the fan's full speed RPM rating. The fan RPM rating can then be converted to give the time for one revolution using the following equation:


EQUATION



The fan current can now be monitored over this time period. The number of pulses occurring in this time period is the fan's "Current Pulses per Rotation" rating which is needed in order to accurately read fan RPM.

Example: The full speed fan RPM rating is 8200 RPM. From this, the time for one fan revolution is calculated to be 7.3 msec, using the previously discussed equation. Using a current probe, the fan current can be monitored as the fan is operating at full speed. Figure 7-9 shows the fan current pulses for this example. The 7.44 msec window, marked by the cursors, is very near the 7.3 msec calculated above, and is within the tolerance of the fan ratings. Four current pulses occur within this 7.44 msec time frame. Given this information, F2PPR (bits 4-3<01>) and F1PPR (bits 2-1<01>) in the Configuration Register, should be set to '10' to indicate 4 current pulses per revolution.






7.8 How to Eliminate False Current Pulse Sensing

During the PWM mode of operation, some fans will generate an extra current pulse. This pulse occurs when the external drive device is turned on and is, in most cases, caused by the fan's electronics that control the fan motor. This pulse does not represent true fan current and needs to be blanked out. This is particularly important for detecting a fan in a locked rotor condition.

TC654/TC655

Figure 7-10 shows the voltage pulse at the Sense pin, which is caused by the fan's "extra" current pulse during PWM output turn-on.



This problem occurs mainly with fans that have a current waveshape like the one shown in Figure 7-9. For configurations where an NPN transistor is being used as the external drive device, the typical Rsense and C_{SENSE} scheme can continue to be used to sense the fan current pulses. In order to eliminate the extra current pulse, a slow down capacitor can be placed from the base of the transistor to ground. A 0.1 µF capacitor is appropriate in most cases. This arrangement is shown in Figure 7-11. This capacitor will help to slow down the turn-on edge of the transistor and reduce the amplitude of the extra current pulse.

For configurations using an N-channel MOSFET as the drive device, the slow down capacitor does not fix all conditions and the current sensing scheme must be changed. Since the current for this type of fan always returns to zero, the coupling capacitor (C_{SENSE}) is not needed. Instead, it will be replaced by an R-C configuration to eliminate the voltage pulse generated by the extra current pulse. This new sensing configuration is shown in Figure 7-12. The values of the resistor/capacitor combination should be adjusted so that the voltage pulse generated by the extra current pulse. The XC current pulse is smoothed and is not registered by the TC654/TC655 as a true fan current pulse. Typical values for R_{SLOW} and C_{SLOW} are 1 K Ω and 1000 pF, respectively.




FIGURE 7-11: Transistor Drive with C_{SLOW} Capacitor.






FIGURE 7-12: FET Drive with R_{SLOW}/ C_{SLOW} Sense Scheme.

8.0 PACKAGING INFORMATION


8.1 Package Marking Information



8.2 Taping Form



8.3 Package Information



NOTES:

=

ON-LINE SUPPORT

Microchip provides on-line support on the Microchip World Wide Web (WWW) site.

The web site is used by Microchip as a means to make files and information easily available to customers. To view the site, the user must have access to the Internet and a web browser, such as Netscape or Microsoft Explorer. Files are also available for FTP download from our FTP site.

Connecting to the Microchip Internet Web Site

The Microchip web site is available by using your favorite Internet browser to attach to:

www.microchip.com

The file transfer site is available by using an FTP service to connect to:

ftp://ftp.microchip.com

The web site and file transfer site provide a variety of services. Users may download files for the latest Development Tools, Data Sheets, Application Notes, User's Guides, Articles and Sample Programs. A variety of Microchip specific business information is also available, including listings of Microchip sales offices, distributors and factory representatives. Other data available for consideration is:

- Latest Microchip Press Releases
- Technical Support Section with Frequently Asked
 Questions
- Design Tips
- Device Errata
- Job Postings
- Microchip Consultant Program Member Listing
- Links to other useful web sites related to Microchip Products
- Conferences for products, Development Systems, technical information and more
- Listing of seminars and events

Systems Information and Upgrade Hot Line

The Systems Information and Upgrade Line provides system users a listing of the latest versions of all of Microchip's development systems software products. Plus, this line provides information on how customers can receive any currently available upgrade kits.The Hot Line Numbers are:

1-800-755-2345 for U.S. and most of Canada, and

1-480-792-7302 for the rest of the world.

013001

READER RESPONSE

It is our intention to provide you with the best documentation possible to ensure successful use of your Microchip product. If you wish to provide your comments on organization, clarity, subject matter, and ways in which our documentation can better serve you, please FAX your comments to the Technical Publications Manager at (480) 792-4150.

Please list the following information, and use this outline to provide us with your comments about this Data Sheet.

To:	Technical Publications Manager Total Pages Sent							
RE:	Reader Response							
From	n: Name							
	Company							
	Address							
	City / State / ZIP / Country							
Telephone: () FAX: () Application (optional): FAX: ()								
Would you like a reply?YN								
Ques	stions:							
1. \	. What are the best features of this document?							
-								
-								
2. ł	How does this document meet your hardware and software development needs?							
-								
- 3. [Do you find the organization of this data short easy to follow? If not, why?							
J. L	B. Do you find the organization of this data sheet easy to follow? If not, why?							
-								
4. \	What additions to the data sheet do you think would enhance the structure and subject?							
_								
-								
5. \	What deletions from the data sheet could be made without affecting the overall usefulness?							
-								
-								
6. I	Is there any incorrect or misleading information (what and where)?							
-								
- 7. ł	How would you improve this document?							
-								
- 8. H	How would you improve our software, systems, and silicon products?							

PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

PART NO. Device	X /XX Temperature Package Range	Examples: a) TC654EUN: PWM Fan Speed Controller w/Fault Detection
Device:	 TC654: PWM Fan Speed Controller w/Fault Detection TC654T: PWM Fan Speed Controller w/Fault Detection (Tape and Reel) TC655: PWM Fan Speed Controller w/Fault Detection TC655T: PWM Fan Speed Controller w/Fault Detection (Tape and Reel) 	 b) TC654EUNTR: PWM Fan Speed Controller w/Fault Detection (Tape and Reel) c) TC655EUN: PWM Fan Speed Controller w/Fault Detection d) TC655EUNTR: PWM Fan Speed Controller w/Fault Detection (Tape and Reel)
Temperature Range:	$E = -40^{\circ}C \text{ to } +85^{\circ}C$	
Package:	UN = Plastic Micro Small Outline (MSOP), 10-lead	

Sales and Support

Data Sheets

Products supported by a preliminary Data Sheet may have an errata sheet describing minor operational differences and recommended workarounds. To determine if an errata sheet exists for a particular device, please contact one of the following:

- 1. Your local Microchip sales office
- 2. The Microchip Corporate Literature Center U.S. FAX: (480) 792-7277
- 3. The Microchip Worldwide Site (www.microchip.com)

Please specify which device, revision of silicon and Data Sheet (include Literature #) you are using.

New Customer Notification System

Register on our web site (www.microchip.com/cn) to receive the most current information on our products.

TC654/TC655

NOTES:

Information contained in this publication regarding device applications and the like is intended through suggestion only and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. No representation or warranty is given and no liability is assumed by Microchip Technology Incorporated with respect to the accuracy or use of such information, or infringement of patents or other intellectual property rights arising from such use or otherwise. Use of Microchip's products as critical components in life support systems is not authorized except with express written approval by Microchip. No licenses are conveyed, implicitly or otherwise, under any intellectual property rights.

Trademarks


The Microchip name and logo, the Microchip logo, FilterLab, KEELOQ, microID, MPLAB, PIC, PICmicro, PICMASTER, PICSTART, PRO MATE, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.


dsPIC, ECONOMONITOR, FanSense, FlexROM, fuzzyLAB, In-Circuit Serial Programming, ICSP, ICEPIC, microPort, Migratable Memory, MPASM, MPLIB, MPLINK, MPSIM, MXDEV, MXLAB, PICC, PICDEM, PICDEM.net, rfPIC, Select Mode and Total Endurance are trademarks of Microchip Technology Incorporated in the U.S.A.

Serialized Quick Turn Programming (SQTP) is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2002, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.





Microchip received QS-9000 quality system certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona in July 1999 and Mountain View, California in March 2002. The Company's quality system processes and procedures are QS-9000 compliant for its PICmicro® 8-bit MCUs, KEELoQ® code hopping devices, Serial EEPROMs, microperipherals, non-volatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001 certified.



WORLDWIDE SALES AND SERVICE

AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: 480-792-7627 Web Address: http://www.microchip.com

Rocky Mountain

2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7966 Fax: 480-792-4338

Atlanta

500 Sugar Mill Road, Suite 200B Atlanta, GA 30350 Tel: 770-640-0034 Fax: 770-640-0307

Boston

2 Lan Drive, Suite 120 Westford, MA 01886 Tel: 978-692-3848 Fax: 978-692-3821

Chicago

333 Pierce Road, Suite 180 Itasca, IL 60143 Tel: 630-285-0071 Fax: 630-285-0075

Dallas

4570 Westgrove Drive, Suite 160 Addison, TX 75001

Tel: 972-818-7423 Fax: 972-818-2924 Detroit

Tri-Atria Office Building 32255 Northwestern Highway, Suite 190 Farmington Hills, MI 48334 Tel: 248-538-2250 Fax: 248-538-2260 Kokomo

2767 S. Albright Road Kokomo, Indiana 46902

Tel: 765-864-8360 Fax: 765-864-8387 Los Angeles

18201 Von Karman, Suite 1090

Irvine, CA 92612 Tel: 949-263-1888 Fax: 949-263-1338 New York

150 Motor Parkway, Suite 202 Hauppauge, NY 11788 Tel: 631-273-5305 Fax: 631-273-5335

San Jose

Microchip Technology Inc. 2107 North First Street, Suite 590 San Jose, CA 95131 Tel: 408-436-7950 Fax: 408-436-7955

Toronto

6285 Northam Drive, Suite 108 Mississauga, Ontario L4V 1X5, Canada Tel: 905-673-0699 Fax: 905-673-6509

ASIA/PACIFIC

Australia

Microchip Technology Australia Pty Ltd Suite 22, 41 Rawson Street Epping 2121, NSW Australia

Tel: 61-2-9868-6733 Fax: 61-2-9868-6755 China - Beijing

Microchip Technology Consulting (Shanghai) Co., Ltd., Beijing Liaison Office Unit 915 Bei Hai Wan Tai Bldg. No. 6 Chaoyangmen Beidajie Beijing, 100027, No. China Tel: 86-10-85282100 Fax: 86-10-85282104

China - Chengdu

Microchip Technology Consulting (Shanghai) Co., Ltd., Chengdu Liaison Office Rm. 2401, 24th Floor, Ming Xing Financial Tower No. 88 TIDU Street Chengdu 610016, China Tel: 86-28-86766200 Fax: 86-28-86766599

China - Fuzhou

Microchip Technology Consulting (Shanghai) Co., Ltd., Fuzhou Liaison Office Unit 28F, World Trade Plaza No. 71 Wusi Road Fuzhou 350001, China Tel: 86-591-7503506 Fax: 86-591-7503521 China - Shanghai

Microchip Technology Consulting (Shanghai) Co., Ltd. Room 701, Bldg. B Far East International Plaza No. 317 Xian Xia Road Shanghai, 200051 Tel: 86-21-6275-5700 Fax: 86-21-6275-5060

China - Shenzhen

Microchip Technology Consulting (Shanghai) Co., Ltd., Shenzhen Liaison Office Rm. 1315, 13/F, Shenzhen Kerry Centre, Renminnan Lu Shenzhen 518001, China Tel: 86-755-2350361 Fax: 86-755-2366086

China - Hong Kong SAR

Microchip Technology Hongkong Ltd. Unit 901-6, Tower 2, Metroplaza 223 Hing Fong Road Kwai Fong, N.T., Hong Kong Tel: 852-2401-1200 Fax: 852-2401-3431 India

Microchip Technology Inc. India Liaison Office **Divvasree Chambers** 1 Floor, Wing A (A3/A4) No. 11, O'Shaugnessey Road Bangalore, 560 025, India Tel: 91-80-2290061 Fax: 91-80-2290062

Japan

Microchip Technology Japan K.K. Benex S-1 6F 3-18-20, Shinyokohama Kohoku-Ku, Yokohama-shi Kanagawa, 222-0033, Japan Tel: 81-45-471- 6166 Fax: 81-45-471-6122 Korea Microchip Technology Korea 168-1, Youngbo Bldg. 3 Floor Samsung-Dong, Kangnam-Ku Seoul, Korea 135-882 Tel: 82-2-554-7200 Fax: 82-2-558-5934 Singapore Microchip Technology Singapore Pte Ltd. 200 Middle Road #07-02 Prime Centre Singapore, 188980 Tel: 65-6334-8870 Fax: 65-6334-8850 Taiwan Microchip Technology (Barbados) Inc., Taiwan Branch 11F-3, No. 207 Tung Hua North Road Taipei, 105, Taiwan Tel: 886-2-2717-7175 Fax: 886-2-2545-0139 EUROPE

Denmark

Microchip Technology Nordic ApS Regus Business Centre Lautrup hoj 1-3 Ballerup DK-2750 Denmark Tel: 45 4420 9895 Fax: 45 4420 9910 France Microchip Technology SARL Parc d'Activite du Moulin de Massy 43 Rue du Saule Trapu Batiment A - ler Etage 91300 Massy, France Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79 Germany Microchip Technology GmbH Gustav-Heinemann Ring 125 D-81739 Munich, Germany Tel: 49-89-627-144 0 Fax: 49-89-627-144-44 Italy Microchip Technology SRL Centro Direzionale Colleoni Palazzo Taurus 1 V. Le Colleoni 1 20041 Agrate Brianza Milan, Italy Tel: 39-039-65791-1 Fax: 39-039-6899883 United Kingdom Microchip Ltd. 505 Eskdale Road Winnersh Triangle Wokingham Berkshire, England RG41 5TU Tel: 44 118 921 5869 Fax: 44-118 921-5820 Austria Microchip Technology Austria GmbH Durisolstrasse 2 A-4600 Wels Austria Tel: 43-7242-2244-399 Fax: 43-7242-2244-393 05/16/02